Slidecast 3/3 – PRACE Summer School on Code Optimisation for Multi-Core and Intel MIC Architectures – Workshop on MIC
The Swiss National Supercomputing Centre CSCS in Lugano, Switzerland, hosted the PRACE Summer School on Code Optimisation for Multi-Core and Intel MIC Architectures on 21-23 June 2012. This third post is dedicated … Read More